[cairo] [PATCH 20/54] drm: allow CAIRO_FORMAT_RGB30
Enrico Weigelt, metux IT consult
enrico.weigelt at gr13.net
Wed Dec 23 02:23:04 PST 2015
Signed-off-by: Enrico Weigelt, metux IT consult <enrico.weigelt at gr13.net>
---
src/drm/cairo-drm-i915-surface.c | 9 +++++++++
src/drm/cairo-drm-i965-surface.c | 2 ++
src/drm/cairo-drm-intel-surface.c | 1 +
src/drm/cairo-drm-intel.c | 4 ++++
src/drm/cairo-drm-radeon-surface.c | 2 ++
5 files changed, 18 insertions(+)
diff --git a/src/drm/cairo-drm-i915-surface.c b/src/drm/cairo-drm-i915-surface.c
index 340dd49..286a437 100644
--- a/src/drm/cairo-drm-i915-surface.c
+++ b/src/drm/cairo-drm-i915-surface.c
@@ -1076,6 +1076,7 @@ i915_blt (i915_surface_t *src,
break;
case CAIRO_FORMAT_RGB24:
case CAIRO_FORMAT_ARGB32:
+ case CAIRO_FORMAT_RGB30:
br13 |= BR13_8888;
cmd |= XY_BLT_WRITE_ALPHA | XY_BLT_WRITE_RGB;
break;
@@ -1157,6 +1158,7 @@ i915_clear_boxes (i915_surface_t *dst,
case CAIRO_FORMAT_RGB24:
clear = 0xff000000;
case CAIRO_FORMAT_ARGB32:
+ case CAIRO_FORMAT_RGB30:
br13 |= BR13_8888;
cmd |= XY_BLT_WRITE_ALPHA | XY_BLT_WRITE_RGB;
break;
@@ -1353,6 +1355,7 @@ i915_blt_boxes (i915_surface_t *dst,
break;
case CAIRO_FORMAT_RGB24:
case CAIRO_FORMAT_ARGB32:
+ case CAIRO_FORMAT_RGB30:
br13 |= BR13_8888;
cmd |= XY_BLT_WRITE_ALPHA | XY_BLT_WRITE_RGB;
break;
@@ -1697,6 +1700,7 @@ i915_surface_clear (i915_surface_t *dst)
case CAIRO_FORMAT_RGB24:
clear = 0xff000000;
case CAIRO_FORMAT_ARGB32:
+ case CAIRO_FORMAT_RGB30:
br13 |= BR13_8888;
cmd |= XY_BLT_WRITE_ALPHA | XY_BLT_WRITE_RGB;
break;
@@ -2392,6 +2396,7 @@ i915_surface_init (i915_surface_t *surface,
case CAIRO_FORMAT_A1:
ASSERT_NOT_REACHED;
case CAIRO_FORMAT_ARGB32:
+ case CAIRO_FORMAT_RGB30:
surface->map0 = MAPSURF_32BIT | MT_32BIT_ARGB8888;
surface->colorbuf = COLR_BUF_ARGB8888 | DEPTH_FRMT_24_FIXED_8_OTHER;
break;
@@ -2503,6 +2508,7 @@ i915_surface_create (cairo_drm_device_t *base_dev,
case CAIRO_FORMAT_RGB16_565:
case CAIRO_FORMAT_RGB24:
case CAIRO_FORMAT_A8:
+ case CAIRO_FORMAT_RGB30:
break;
case CAIRO_FORMAT_INVALID:
default:
@@ -2538,6 +2544,7 @@ i915_surface_create_for_name (cairo_drm_device_t *base_dev,
case CAIRO_FORMAT_ARGB32:
case CAIRO_FORMAT_RGB16_565:
case CAIRO_FORMAT_RGB24:
+ case CAIRO_FORMAT_RGB30:
case CAIRO_FORMAT_A8:
break;
}
@@ -2587,6 +2594,7 @@ i915_buffer_cache_init (intel_buffer_cache_t *cache,
case CAIRO_FORMAT_RGB24:
case CAIRO_FORMAT_RGB16_565:
ASSERT_NOT_REACHED;
+ case CAIRO_FORMAT_RGB30:
case CAIRO_FORMAT_ARGB32:
cache->buffer.map0 = MAPSURF_32BIT | MT_32BIT_ARGB8888;
stride = width * 4;
@@ -2669,6 +2677,7 @@ i915_surface_create_from_cacheable_image_internal (i915_device_t *device,
case CAIRO_FORMAT_ARGB32:
case CAIRO_FORMAT_RGB24:
case CAIRO_FORMAT_RGB16_565:
+ case CAIRO_FORMAT_RGB30:
caches = &device->image_caches[0];
format = CAIRO_FORMAT_ARGB32;
bpp = 4;
diff --git a/src/drm/cairo-drm-i965-surface.c b/src/drm/cairo-drm-i965-surface.c
index 3774ef0..0b8bd0a 100644
--- a/src/drm/cairo-drm-i965-surface.c
+++ b/src/drm/cairo-drm-i965-surface.c
@@ -1615,6 +1615,7 @@ i965_surface_create (cairo_drm_device_t *device,
case CAIRO_FORMAT_ARGB32:
case CAIRO_FORMAT_RGB16_565:
case CAIRO_FORMAT_RGB24:
+ case CAIRO_FORMAT_RGB30:
case CAIRO_FORMAT_A8:
break;
case CAIRO_FORMAT_INVALID:
@@ -1649,6 +1650,7 @@ i965_surface_create_for_name (cairo_drm_device_t *base_dev,
case CAIRO_FORMAT_ARGB32:
case CAIRO_FORMAT_RGB16_565:
case CAIRO_FORMAT_RGB24:
+ case CAIRO_FORMAT_RGB30:
case CAIRO_FORMAT_A8:
break;
case CAIRO_FORMAT_INVALID:
diff --git a/src/drm/cairo-drm-intel-surface.c b/src/drm/cairo-drm-intel-surface.c
index beaf57b..7b6b07c 100644
--- a/src/drm/cairo-drm-intel-surface.c
+++ b/src/drm/cairo-drm-intel-surface.c
@@ -358,6 +358,7 @@ intel_surface_create_for_name (cairo_drm_device_t *device,
case CAIRO_FORMAT_ARGB32:
case CAIRO_FORMAT_RGB16_565:
case CAIRO_FORMAT_RGB24:
+ case CAIRO_FORMAT_RGB30:
case CAIRO_FORMAT_A8:
break;
}
diff --git a/src/drm/cairo-drm-intel.c b/src/drm/cairo-drm-intel.c
index e74ba7e..b5704f5 100644
--- a/src/drm/cairo-drm-intel.c
+++ b/src/drm/cairo-drm-intel.c
@@ -672,6 +672,7 @@ intel_bo_put_image (intel_device_t *device,
switch (src->format) {
case CAIRO_FORMAT_ARGB32:
case CAIRO_FORMAT_RGB24:
+ case CAIRO_FORMAT_RGB30:
offset += 4 * dst_x;
data += 4 * src_x;
size = 4 * width;
@@ -920,6 +921,7 @@ intel_glyph_cache_add_glyph (intel_device_t *device,
break;
case CAIRO_FORMAT_ARGB32:
+ case CAIRO_FORMAT_RGB30:
dst += 4*node->x;
width = 4*glyph_surface->width;
while (height--) {
@@ -992,6 +994,7 @@ intel_get_glyph_cache (intel_device_t *device,
switch (format) {
case CAIRO_FORMAT_ARGB32:
+ case CAIRO_FORMAT_RGB30:
cache = &device->glyph_cache[0];
format = CAIRO_FORMAT_ARGB32;
break;
@@ -1124,6 +1127,7 @@ intel_buffer_cache_init (intel_buffer_cache_t *cache,
ASSERT_NOT_REACHED;
return _cairo_error (CAIRO_STATUS_INVALID_FORMAT);
case CAIRO_FORMAT_ARGB32:
+ case CAIRO_FORMAT_RGB30:
cache->buffer.map0 = MAPSURF_32BIT | MT_32BIT_ARGB8888;
stride = width * 4;
break;
diff --git a/src/drm/cairo-drm-radeon-surface.c b/src/drm/cairo-drm-radeon-surface.c
index 5b374c5..bc7bd24 100644
--- a/src/drm/cairo-drm-radeon-surface.c
+++ b/src/drm/cairo-drm-radeon-surface.c
@@ -333,6 +333,7 @@ radeon_surface_create (cairo_drm_device_t *device,
case CAIRO_FORMAT_RGB16_565:
return _cairo_surface_create_in_error (_cairo_error (CAIRO_STATUS_INVALID_FORMAT));
case CAIRO_FORMAT_ARGB32:
+ case CAIRO_FORMAT_RGB30:
case CAIRO_FORMAT_RGB24:
case CAIRO_FORMAT_A8:
break;
@@ -357,6 +358,7 @@ radeon_surface_create_for_name (cairo_drm_device_t *device,
case CAIRO_FORMAT_RGB16_565:
return _cairo_surface_create_in_error (_cairo_error (CAIRO_STATUS_INVALID_FORMAT));
case CAIRO_FORMAT_ARGB32:
+ case CAIRO_FORMAT_RGB30:
case CAIRO_FORMAT_RGB24:
case CAIRO_FORMAT_A8:
break;
--
2.6.4.442.g545299f
More information about the cairo
mailing list